Floating Point ALU Simulation Using VHDL: A Survey
Main Article Content
Abstract
VHDL environment is implemented for floating point arithmetic and logic unit design using pipelining; the novelty in the pipelining ALU design offers a high-performance ALU to simultaneously execute several instructions. Four arithmetic modules, addition, subtraction, multiplication and division, are combined in the top-down design approach to form a floating point ALU unit. In order to select a specific operation, each module is divided into sub-modules with two selection bits combined. Each module is mutually independent. In the Xilinx12.1i programmed, the modules are realized and tested by VHDL simulation.
Article Details
Section
Articles
This work is licensed under a Creative Commons Attribution-NoDerivatives 4.0 International License.
CC Attribution-NoDerivatives 4.0